


Integrated Hardware Architecture and Device Placement Search

Irene Wang¹, Jakub Tarnawaski², Amar Phanishayee², Divya Mahajan¹

¹ Georgia Institute of Technology, ² Microsoft Research


How to train DNN efficiently ?

State-of-the-art models are too large to fit on a single accelerator and need to be trained in a distributed manner




How to train DNN efficiently ?

State-of-the-art models are too large to fit on a single accelerator and need to be trained in a distributed manner



How to train DNN efficiently ?


State-of-the-art models are too large to fit on a single accelerator and need to be trained in a distributed manner




Machine 1



Machine 2




Machine 3



Machine 4

How to train DNN efficiently ?


State-of-the-art models are too large to fit on a single accelerator and need to be trained in a distributed manner




How to train DNN efficiently ?

Training DNN models require **2 simultaneous design choices** to be made to balance resource utilization and memory footprint


1. Hardware Architecture



2. Device Placement Strategy




Design Choice 1: Hardware Architecture



Explores the on-chip and off-chip resource utilization

Design Choice 2: Device placement




- Balance between:
- Memory footprint
 - Networking overhead
 - Overall training throughput


Motivation

What **architecture** and **model distribution strategy** can achieve the optimal performance for end-to-end deep learning training?

Prior Works



Need for Co-optimization



Fixed device placement in architecture search may lead to hardware under-utilization

Fixed hardware architecture in device placement search limit the search space of memory footprint and networking overhead

Phaze

Framework for co-optimizing **hardware architecture**,
device placement strategy and per-chip **operator**
scheduling

Overview of Phaze


**Training and
Model
Parameters**




**Graph
Extractor**

Overview of Phaze


Training and Model Parameters




Operator Graph




Overview of Phaze



Overview of Phaze: Architecture Generator




Overview of Phaze: Architecture Generator



Compute parameters: $\{\text{num}_{tc}, \text{num}_{vc}, PE_x, PE_y, Pe_{vc}\}$

Memory Parameters: $\{\text{GLB}, \text{GLB}_{bw}, L2_{tc}, L2_{vc}\},$
 $\{\text{HBM}\}$


Overview of Phaze: Architecture Generator



Compute parameters: $\{num_{tc}, num_{vc}, PE_x, PE_y, Pe_{vc}\}$

Memory Parameters: $\{GLB, GLB_{bw}, L2_{tc}, L2_{vc}\},$
 $\{HBM\}$


Overview of Phaze: Architecture Generator



Compute parameters: $\{\text{num}_{tc}, \text{num}_{vc}, PE_x, PE_y, Pe_{vc}\}$

Memory Parameters: $\{\text{GLB}, \text{GLB}_{bw}, L2_{tc}, L2_{vc}\}, \{\text{HBM}\}$


Overview of Phaze: Architecture Generator




Compute parameters: $\{\text{num}_{tc}, \text{num}_{vc}, PE_x, PE_y, Pe_{vc}\}$

Memory Parameters: $\{\text{GLB}, \text{GLB}_{bw}, L2_{tc}, L2_{vc}\}, \{\text{HBM}\}$

Overview of Phaze




Overview of Phaze




Overview of Phaze: Estimator

Next Architecture Configuration




Operator Graph




Overview of Phaze: Estimator

Next Architecture Configuration




Operator Graph




Operator Latency Estimates


Overview of Phaze




Overview of Phaze




Overview of Phaze: Integer Linear Program




Overview of Phaze: Dynamic Programming




Overview of Phaze



Overview of Phaze



Overview of Phaze



Evaluations

Comparison baselines

Architecture Baselines:


- TPUv4 architecture
- Spotlight- searched architectures

Each architecture is executed with:

- Fixed Expert device placement strategy
- Phaze solver device placement strategy

Throughput Results

Phaze **Model specific** and **Common** configurations on average provide **3.6x** and **2.9x** higher throughput than TPUv4 architecture




Phaze Architecture Characteristics



91% area utilization



Large Tensor Cores



High number of Vector Cores



< 64 GB HBM

Conclusion


Phaze is an algorithmic solution for distributed training:



Co-optimization between architecture search and device placement



Novel ILP programs that reduces convergence time



Makes the multi-dimensional search space tractable



Achieves higher throughput compared to state-of-the-art solutions

Future Work

- Adding New Evaluation Metrics to Phaze
 - Carbon
 - Power
 - Cost
- Adding Support to model more realistic networks
 - Current Assumes a flat network
 - More sophisticated collective communication modelling